IBM, AMD claim a better way to strain silicon

Chip performance is being improved by pulling silicon atoms apart, and in some cases pushing them closer together.

IBM and Advanced Micro Devices have devised a new way of straining silicon--a design technique that improves chip performance--they claim will be cheaper, faster and easier to implement.

Called "Dual Stress Liners," or DSL, the technique will ideally eliminate much of the complexity involved with strained silicon. Chips containing DSL are quietly already being sold, but both companies will start to use it in chips built on their 90-nanometer production processes in the first quarter, which will lead to greater proliferation.

According to early data, DSL improves transistor performance in its chips by 24 percent, but incorporating it does not decrease the number of good chips that come out of a wafer, meaning that it should be relatively inexpensive to adopt.

DSL also will heat up the processor-technology arms race between IBM and AMD and rival Intel. Intel uses a form of strained silicon with similar characteristics in its current 90-nanometer chips on sale now and will insert an enhanced version of strained silicon on its 65-nanometer chips coming toward the end of the year. (The nanometer measurements refer to the average feature size on the chips; a nanometer is a billionth of a meter.)

Its enhanced material will improve performance in its transistors by 30 percent, Intel says.

IBM, AMD and Intel will all provide details on their straining technologies at the International Electron Devices Meeting in San Francisco this week.

Strained silicon involves arranging the atoms in a layer of silicon in a manner that will allow electric carriers to move faster from one end of a transistor to another. In turn, faster transistors--the on/off switches inside chips--can lead to better chip performance and/or lower power consumption.

"The whole industry is looking for ways to make transistors switch faster," said Nick Kepler, vice president of logic technology development at AMD.

To date, most companies have strained silicon by inserting a layer of germanium below the transistors. The larger germanium atoms pull the silicon atoms in the transistor layer apart from each other.

"It is sort of like driving through safety cones. If the cones are moved farther apart, you go faster," Kepler said. Technically, from an electrical point of view, in tensile strain the effective mass of the electrons gets smaller, so it's really like driving a smaller car, he explained, but the other image is mentally easier to grasp.

Tensile strain like this, however, only helps speed up the N-channel transistors, which carry electrons. It does not help the performance on

Featured Video